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TERIEMAHAN
IJNIVERSITI S AINS MALAYSIA
Second Semester Examination
2OO0lZ0Ol Academic Session
April/lvfay 2001
ZCT t0613 - Electronic
Time : 3 hours
Please check that the examination paper consists of TWELVE printed pages before you
commence this examination.
Answer all FOUR questions. Candidates may choose to answer all questions in the Malay
Language. If candidates choose to answer in the English Language, it is compulsory to
answer at least one question in the Malay Language.
1. (a) In Fig. l.l find the voltage V and the current I as indicated. The diodes drop
0.7V when conductine.
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Find exactly the DC values of Is, Ig, Ie and Vs for Fig. 1.2.
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Fig.1.2
(c) Find VJVi for the transistor model circuit shown in Fig. 1.3.
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Fig. 1.3
2. For the circuits shown in Fig. 2.1 determine Is, Ic and Vcs.
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For the transistor circuit model shown inFig.2.2:
(i) Derive an expression for the amplifier voltage gain V/Vi as a function
of frequency. From this find expressions for the DC gain and the 3-dB
frequency
(ii) Calculate the DC gain and the -3-dB for & : 20KO, r" : l00K
C; : 6pF, g'= l44mA/V and R1 : lK.
(iiD Calculate the frequency at which the gain become 0dB.
Fig.2.2
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3.1.
(40/100)
input of V : lV, for the circuit in Fig.
Fig.3.1
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(ii) Calculate the output voltage for an input of V : lOmV for the circuit in
Fig.3.2
(iii) Calculate the output voltage for the cirucit in Fig. 3.3
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In Fig. 3.4 specify suitable components to achieve a cut offfrequency of
I kHz, with a DC gain of 20dB and input resistance of at least l0K.
At what frequency does the gain drop to unity.
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Determine the regulated voltage and circuit currents for the shunt regulator, as
inFig.4.l.
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(b) Determine the regulated output voltage from the circuit of Fig. 4.2
VnEr = 1.25V.
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(c) Calculate the gain with and without feedback for an N-channel JFET as
shown in Fig. a.3 ifg":5000 ps.
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